



Block Diagram



Quanta Computer Inc.

PROJECT : AM9A


Skylake Processor (DDR3-CH-A)
SKL with DDR3L is IL memory design.



Place close to CPU


Follow SKL-H WP(V0.91
support DDR3L SO-DIMM
#549401 page 26

Skylake Processor (DDR3-CH-B)
SKL with DDR3L is IL memory design.




Follow SKL-H WP(V0.91) support DDR3L SO-DIMM
#549401 page 41


Skylake Processor (PEG, DMI)



Skylake Processor (DDI, eDP)




Skylake Processor (CLK, SVID, CFG)




CPU STRAP PIN

Pin Name	Usage	Configuration	Circuitry
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = (Default) Normal Operation; No stall. 0 = Stall.	CFG0 R281 1K 4 NC
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal.	1 = Normal operation (Default) 0 = Lane numbers reversed.	CFG2 R279 1K 4
CFG[4]	eDP enable	1 = Disabled(Default) 0 = Enabled	CFG4 R283 1K 4
CFG[6:5]	PCI Express* Bifurcation	00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express*(default)	CFG5 R288 1K 4 CFG6 R285 1K 4 NC
CFG[7]	PEG Training	1 = PEG Train immediately following RESET# de-assertion.(default) 0 = PEG Wait for BIOS for training.	CFG7 R287 1K 4 NC
CFG[1] CFG[3] CFG[19:8]	Reserved configuration lanes.		


SVID




Procssor HOT




CPU PU/PD



Thermtrip



JTAG PU/PD



Quanta Computer Inc.
PROJECT : AM9A

Size	Document Number	Rev
	CPU	A0



Date: Wednesday, August 19, 2015 Sheet 4 of 57

Skylake Processor (POWER)


VCCOPC, VCCOPC_1p8, VCCEPIO is OPC (On Package Cache)
realated power rail and used for 4+4e processor
Pandora support 4+2 Processor (w/o OPC)
Rail is unconnected for those pins w/o OPC
#544924 EDS (V0.92) page129 Note3

leverage other BU to optimums capacitor design

2/11 remove 47u*4,VCCIN
22u*4




Unconnected for Processors without OPC.
#544924 EDS (V0.91) page121




Quanta Computer Inc.
PROJECT : AM9A




Size	Document Number	Rev
	CPU	A0
Date:	Wednesday, August 19, 2015	Sheet 5 of 57

		Quanta Computer Inc. PROJECT : AM9A	
Size	Document Number	Rev A0	
CPU			
Date:	Wednesday, August 19, 2015	Sheet	6 of 57

Skylake Processor (POWER)



Skylake Processor (GROUND)




Quanta Computer Inc.

PROJECT : AM9A


Size	Document Number	CPU	Rev A0
Date:	Wednesday, August 19, 2015	Sheet 8 of 57	

SPT-H PCH (SPI)


SPI_CS0# for 1st SPI device, SPI_CS1# for second SPI device, SPI_CS3# for TPM.
#546884 PDG (V1.0) page 620




SPT-H PCH (PCIE/SATA/FAN/CLINK)




SPT-H PCH (AUDIO/SMBus/JTAG)




Leakage Isolation




RTC Circuitry



PCH PU/PD setting




PCH STRAPPING <546717 Rev0.91>				
Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR / GPP_B14	Top Swap Override	PCH_PWROK	0 = Disable (Default) 1 = Enable	ACZ_SPKR R175 *1K 4 NC +3.3V_RUN
SMBALERT# / GPP_C2	TLS Confidentiality	RSRST#	0 = Disable(Default) 1 = Enable (support IAMT and ISBA with ITLS)	SMBALERT# R219 *1K 4 NC +3.3V_SUS
SML0ALERT# / GPP_C5	eSPI or LPC	RSRST#	0 = LPC is selected for EC(Default) 1 = eSPI is selected for EC.	SML0ALERT# R216 *1K 4 NC +3.3V_SUS
HDA_SDO	Flash Descriptor Security Override	PCH_PWROK	0 = Enable(Default) 1 = Disable (override)	26 PCH_MELOCK R140 *1K 4 HDA_SDO_R






Quanta Computer Inc.
PROJECT : AM9A

Size	Document Number	PCH	Rev	A0
Date:	Wednesday, August 19, 2015	Sheet	10	of 57




PCH STRAPING <546717 Rev0.91>				
Pin Name	Usage	Sampled	Configuration	Circuitry
DDPB_CTRLDATA/GPP_I6	Display Port B Detected	PCH_PWROK	0 = Port B is not detected. (Default) 1 = Port B is detected.	HDMI_SCL 4 HDMI_SDA 2 RP8 2.2KX2 +3.3V_RUN
DDPC_CTRLDATA/GPP_I8	Display Port C Detected	PCH_PWROK	0 = Port C is not detected. (Default) 1 = Port C is detected.	DDPC_CTRL_DATA R387 *1K 4 NC +3.3V_RUN
DDPD_CTRLDATA/GPP_I10	Display Port D Detected	PCH_PWROK	0 = Port D is not detected. (Default) 1 = Port D is detected.	DDPD_CTRL_DATA R395 *1K 4 NC +3.3V_RUN

SPT-H PCH (USB3/LPC/eSPI)






EMI



Quanta Computer Inc.
PROJECT : AM9A

Size	Document Number	Rev
	PCH	A0
Date:	Wednesday, August 19, 2015	Sheet 11 of 57

Skylake PCH (CLOCK)



PCH STRAPING <546717 Rev0.91>				
Pin Name	Usage	Sampled	Configuration	Circuitry
GSP10_MOSI/GPP_B18	No Reboot	PCH_PWROK	0 = Disable(Default) 1 = Enable	LPSS_GSP10_MOSI R414 *1K 4 NC → +3.3V_SUS
GSP11_MOSI/GPP_B22	Boot BIOS Strap Bit BBS	PCH_PWROK	Bit6 Boot BIOS Destination 0 SPI(Default) 1 LPC	LPSS_GSP11_MOSI R168 *1K 4 NC → +3.3V_SUS


Quanta Computer Inc.
PROJECT : AM9A




Size Document Number PCH Rev A0

Date: Wednesday, August 19, 2015 Sheet 12 of 57

Skylake PCH (POWER)

Power Rating reference EDS V1.0 #546717 P59-60
Power decoupling capacitor reference PDG V1.0 #546884 P578-579







Quanta Computer Inc.
PROJECT : AM9A

Size	Document Number	Rev
	PCH	A0
Date:	Wednesday, August 19, 2015	Sheet 14 of 57


Place these Caps near So-Dimm2.





H =4.0mm




H = 4.0mm








Place on the BOT side
Near to JDIM2







DG-07158-001 V05 PG51




DG-07158-001 V05 PG56







DG-07158-001 V05 PG52




Quanta Computer Inc.
PROJECT : AM9A





Reserve



PS: DG-07158-001 V04 PG58
PLLVDD/SP_PLLVDD/VID_PLLVDD :
Trace routing for the above power rails to the GPU BGA must 12mil to 16mil wide




Quanta Computer Inc.

PROJECT : AM9A

U11E
N16P-GX

[MIOA]




Default: Sam 4Gb VRAM

Vendor	Q : P/N	Mfr. P/N	ROM_SI	
Hynix (1.35V)	AKG5PWUTW14	H5GC4H24AJR-R0C	0110	35K PD
Micron (1.35V)	AKG5PW0TL01	EDW4032BABG-60-F	0100	24.9K PD
Samsung (1.35V)	AKG5PGDT500	K4G41325FC-HC03	0011	20K PD


N16P-GX device ID= 0x139b

Netname	N16P-GX	
ROM_SCLK	4.99K PD	0000
ROM_SO	4.99K PD	0000
STRAP0	49.9K PU	



Reserve PU/PD for Debug



[MISC_GPIO/I2C/JTAG/THER]


THERMDN
THERMDP

[MISC2_ROM]



0430 add


1201



DG-07158--001 V05 PG182



1.35V_GFX_EN



4.99K/F 4: CS24992FB26 RES CHIP 4.99K 1/16W +1% (0402)
 10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1% (0402)
 15K/F 4: CS31502FB24 RES CHIP 15K 1/16W +1% (0402)
 20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1% (0402)
 24.9K/F 4: CS32492FB16 RES CHIP 24.9K 1/16W +1% (0402)
 30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +1% (0402)
 34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +1% (0402)
 45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +1% (0402)

Logical Strap Bit Mapping

STRAP DECODE ACCORDING TO
TERMINATION RESISTANCE/VOLTAGE

TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [3:0]	GND [3:0]
5K	1000 8	0000 0
10K	1001 9	0001 1
15K	1010 A	0010 2
20K	1011 B	0011 3
25K	1100 C	0100 4
30K	1101 D	0101 5
35K	1110 E	0110 6
45K	1111 F	0111 7


Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				

GPIO	GM107/GM108	GK208/GK107
GPIO 0	GCS_FB_EN	FB_CLAMP_MON
GPIO 1	MEM_VDD_CTL	MEM_VDD_CTL
GPIO 2	LCD_BL_PWM	LCD_BL_PWM
GPIO 3	LCD_PWR_EN	LCD_PWR_EN
GPIO 4	LCD_BL_EN	LCD_BL_EN
GPIO 5	GCS_PWR_EN	DEBUG_SRVC
GPIO 6	GPU_EVENT*	FBCLAMP_TGL_REQ
GPIO 7	3D STEREO/DEBUG_SRVC	3D STEREO
GPIO 8	SYS_PEX_RST_MON*	OVERT*
GPIO 9	THERM_ALERT*/ERR_CORR	THERM_ALERT*/ERR_CORR
GPIO 10	MEM_VREF_CTL	MEM_VREF_CTL
GPIO 11	NVDDO_PWM_VID	NVDDO_PWM_VID
GPIO 12	AC DETECT	AC DETECT
GPIO 13	NVDDO PSI	NVDDO PSI
GPIO 14	IFPA HDP(not used for GM108)	IFPA HDP/FBCLAMP_TGL_REQ
GPIO 15	IFPC HDP(not used for GM108)	IFPC HDP
GPIO 16	FRAME LOCK	FRAME LOCK
GPIO 17	IFPD HDP(not used for GM108)	IFPD HDP
GPIO 18	IFPEF HDP(not used for GM108)	IFPEF HDP(not used for GK208)
GPIO 19	IFPB HDP(not used for GM108)	IFPB HDP
GPIO 20	GCS_MODE	N/A
GPIO 21	GPU_PEX_RST_HOLD*	N/A



Quanta Computer Inc.
PROJECT : AM9A



CHANNEL A: 2G/4G GDDR5

22

18,23 VMA_DQ[63:0] VMA_DQ[63:0]
18,23 FBA_CMD[31:0] FBA_CMD[31:0]
18,23 FBA_DB[7:0] FBA_DB[7:0]
18,23 FBA_EDC[7:0] FBA_EDC[7:0]

HYU 256Mx16, H5GC4H24AJR-R0C
MIC 256Mx16, EDW4032BABG-60-F
SAM 256Mx16, K4G41325PC-HC03

QBC PN : AKG5PMUTW14
QBC PN : AKG5PMOTL01
QBC PN : AKG5PGDT500

Channel 0
<0-7,16-23>
MF=0 Non-mirrored


Channel 0
<8-15,24-31>
MF=1 Mirrored

QD16-23

QD8-15


QD0-7

QD24-31



DG-07158-001 V05 PG49

Please close to M1 1127



Please close to M2 1127




Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB28-64, GB48-128	Channel 0 0..31	GB2-64, GB28-64, GB48-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB1*	CMD24	AB1*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

CHANNEL A: 2G/4G GDDR5

Channel 1

<32-39,48-55>

MF=0 Non-mirrored




MF=1 Mirrored

QD48-55


QD32-39

QD40-47

QD56-63



Please close to M3 1127



Please close to M4 1127





Table 4 Vendor ID to DQ mapping

Bit	7	6	5	4	3	2	1	0
MF=0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
MF=1	DQ31	DQ30	DQ29	DQ28	DQ27	DQ26	DQ25	DQ24
Feature	Revision Identification				Manufacturers Vendor Code			
Bit	15	14	13	12	11	10	9	8
MF=0	DQ23	DQ22	DQ21	DQ20	DQ19	DQ18	DQ17	DQ16
MF=1	DQ15	DQ14	DQ13	DQ12	DQ11	DQ10	DQ9	DQ8
Feature	RFU				Density			



CHANNEL B: 2G/4G GDDR5

24

Channel 0
<0-7,16-23>
MF=0 Non-mirrored




Channel 0
<8-15,24-31>
MF=1 Mirrored

QD16-23


QD8-15

QD0-7


QD24-31




Please close to M5 1127





Please close to M6 1127




CKE* is strap pin to set ODT value of memory chip
RST PD place @ the end of daisy-chain.



For EC 4Mbit (512K Byte)
For Share ROM 64Mbit (8M Byte)




For PCH ME 32Mbit (4M Byte)




EDS #546884 P330
Use one 33- series-resistor per device if using two SPI
devices and place it close to the devices.
15- series-resistor required if a single device is used.

TP for ICT flash BIOS process




EMI




SATA HDD Connector







DG: Place TX cap close to connector




NGFF M.2

AC decoupling used 220nF
PDG(#546884) V1.0 P397


Quanta Computer Inc.
PROJECT : AM9A



close to HDMI CONN for EMI




3/4 change to 120 ohm



3/24 change to pop



HDMI Conn.



5/18 change to DFHD19MR250


HDMI HPD :

1. PS8407A internal PD 150kohm
2. PS8407A has implement level shifter




INT HDMI

Near PS8407A



5/16 change to 3.9K ohm

VDDR, VDDTX, VDDTA change to 1.35V because SKL hadn't 1.5V power rail.




Quanta Computer Inc.



PROJECT : AM9A

Size	Document Number	Rev
	HDMI/Re-driver	A0
Date:	Wednesday, August 19, 2015	Sheet 30 of 57


Keyboard Connector




Key board illumination




Based on EEIG to add TP power controller circuitry


















Touch Pad Connector



3VALW_ON POWER LOGIC



POWER BOARD CONN




Quanta Computer Inc.

PROJECT : AM9A


Size	Document Number	Rev
		A0
3VALW_ON POWER LOGIC		
Date:	Wednesday, August 19, 2015	Sheet 32 of 57

CPU FAN1 CONN


+5V_FAN
Max Current : 400 mA



GPU FAN2 CONN



HWPG




THERMAL IC

OTP 85 degree C



OTP 85 degree : R526= 18.7K, R527= 2K

SYS_SHD#	2K	7.5K	10.5K	14K	18.7K
ALERT#					
2K	77 'C	87 'C	97 'C	107 'C	117 'C
7.5K	79 'C	89 'C	99 'C	109 'C	119 'C
10.5K	81 'C	91 'C	101 'C	111 'C	121 'C
14K	83 'C	93 'C	103 'C	113 'C	123 'C
18.7K	85 'C	95 'C	105 'C	115 'C	125 'C




Quanta Computer Inc.


PROJECT : AM9A


USBP0_BUS_SW_CB0	Mode	Operating at
High	CDP	S0, 1.5 A
Low	DCP, Auto-detect	S3/S4/S5, 2.1/1.5 A


USB Power share

USB3.0/2.0 COMBO X 1











MB to IO Connector




DMIC_DATA_R	EC33	*10P/50V_4_NC
DMIC_CLK_R	EC32	*10P/50V_4_NC
HDA_BITCLK_R	EC28	*10P/50V_4_NC



LED Board CONN



Battery LED




POWER & AUDIO SPEAKER CON



Quanta Computer Inc.

PROJECT : AM9A

Size	Document Number	Rev
	IO BD CONN/LED	A0
Date:	Wednesday, August 19, 2015	Sheet 38 of 57




Place close to VCCSA Inductor


Place close to VCORE Inductor


Place close to GT Inductor


Place close to VCORE Mosfet

Place close to GT Mosfet












Quanta Computer Inc.
PROJECT : AM9A


Size	Document Number	Rev
	VCC_1.00 VCCIO (NB681GD-Z)	A
Date:	Wednesday, August 19, 2015	Sheet 48 of 57




Quanta Computer Inc.

PROJECT : AM9A

Size	Document Number	Rev
	SUS_RUN Power Switch	A
Date:	Wednesday, August 19, 2015	Sheet 49 of 57



PIN 7 Mode	
5.0V	DEM
2.5V	ASM
GND	FCCM




Quanta Computer Inc.


PROJECT : AM9A

Size	Document Number	Rev
	1.05V_GFX (RT8068AZQW)	A
Date:	Wednesday, August 19, 2015	Sheet 52 of 57

AM9A PSequence G3 to S0




AM9A PSequence G3 to S0 Block (Battery mode)



SMBus Block


06




PCIe CLKOUT	
PORT 0	DGPU
PORT 1	X
PORT 2	X
PORT 3	X
PORT 4	GIGA LAN
PORT 5	NGFF WLAN
PORT 6	Card reader
PORT 7	X
PORT 8	X
PORT 9	M.2 SSD
PORT 10	X
PORT 11	X
PORT 12	X
PORT 13	X
PORT 14	X
PORT 15	X

HSIO Port	SKL H	AM9A
PORT 1	USB3.0 PORT1	USB 3.0 CONN MB(PS)
PORT 2	USB3.0 PORT2	USB 3.0 CONN DB
PORT 3	USB3.0 PORT3	USB 3.0 CONN DB
PORT 4	USB3.0 PORT4	X
PORT 5	USB3.0 PORT5	X
PORT 6	USB3.0 PORT6	X
PORT 7	USB3.0 PORT7	PCIe* Port 1
PORT 8	USB3.0 PORT8	PCIe* Port 2
PORT 9	USB3.0 PORT9	PCIe* Port 3
PORT10	USB3.0 PORT10	PCIe* Port 4
PORT11		PCIe* Port 5
PORT12		PCIe* Port 6
PORT13		PCIe* Port 7
PORT14		PCIe* Port 8
PORT15	SATA 6Gb/s Port 0	PCIe* Port 9
PORT16	SATA 6Gb/s Port 1	PCIe* Port 10
PORT17		PCIe* Port 11
PORT18		PCIe* Port 12
PORT19	SATA 6Gb/s Port 0	PCIe* Port 13
PORT20	SATA 6Gb/s Port 1	PCIe* Port 14
PORT21	SATA 6Gb/s Port 2	PCIe* Port 15
PORT22	SATA 6Gb/s Port 3	PCIe* Port 16
PORT23	SATA 6Gb/s Port 4	PCIe* Port 17
PORT24	SATA 6Gb/s Port 5	PCIe* Port 18
PORT25		PCIe* Port 19
PORT26		PCIe* Port 20

USB 2.0			
EHCI #1		EHCI #2	
PORT 1	USB3.0 CONN/MB(PS)	PORT 9	X
PORT 2	USB3.0 Conn / DB	PORT 10	X
PORT 3	USB3.0 CONN / DB	PORT 11	X
PORT 4	Camera	PORT 12	X
PORT 5	BT	PORT 13	X
PORT 6	Touch Screen	PORT 14	X
PORT 7	X		
PORT 8	X		



AM9 GPU Power UP sequence




- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEXVDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up

3.10.2.2 Power-Down Sequence


There is no specific power down sequence required. However, residual voltage from power down should not disrupt the power-up sequence when back to back GPU power-down and power-up take place.

AM9 GPU GC62.0 Entry/Exit sequence



AM9 Optimus GPU On/Off sequence

T0 = 220 us, PEGX_RST# to DGPU_PWR_EN
2.21 ms, DGPU_PWR_EN to DGPU_PWROK



P.S. The entire entry and exit sequence must complete within 200 ms